Compare commits

...

2 Commits

Author SHA1 Message Date
Jannik Beyerstedt d147e966c1 [FIX] Schematics: Revised values and PCB errata text 3 months ago
Jannik Beyerstedt ce546c151c [TIDY] remove old VU meter project 3 months ago
  1. 11
      README.md
  2. BIN
      c3lingo_unit-assembly.pdf
  3. 2
      schematics/c3lingo_unit-assembly/c3lingo_unit-assembly.pro
  4. 6
      schematics/c3lingo_unit-assembly/c3lingo_unit-assembly.sch
  5. 24
      schematics/c3lingo_unit-assembly/c3lingo_unit-channel/c3lingo_unit-channel.sch
  6. 10
      schematics/c3lingo_unit-assembly/c3lingo_unit-mix_io/c3lingo_unit-mix_io.sch
  7. 41
      schematics/c3lingo_unit-assembly/kicad-libraries/c3lingo_unit-footprints.pretty/Potentiometer_Alps_RK09K_Single_Vertical-patched.kicad_mod
  8. 295
      schematics/vu_meter/vu_meter-cache.lib
  9. BIN
      schematics/vu_meter/vu_meter-gerber-v0.1.zip
  10. BIN
      schematics/vu_meter/vu_meter-gerber-v0.2.zip
  11. 4169
      schematics/vu_meter/vu_meter.kicad_pcb
  12. 261
      schematics/vu_meter/vu_meter.pro
  13. 1586
      schematics/vu_meter/vu_meter.sch
  14. BIN
      vu_meter.pdf

11
README.md

@ -80,8 +80,6 @@ For the microphone preamp, we are using the NE5534 low-noise opamp with a circui
In a normal mixer, you would be able to lower the microphone's volume to zero.
But in our case we just need on/ off and some gain range to adjust for different microphones and loudness of different people.
TODO: Integrate the On-Air button with it's LEDs
### Line Input/ Input Module
The line input must not be amplified at all, because loudness control of the headphones is done by the headphone amplifier section.
@ -269,24 +267,23 @@ Electrolytic capacitors should have 25 V voltage rating, unless otherwise specif
| Count | Manufacturer + Art. No. | Description | €/ pc.| Distributor Order No.
|-------|---------------------------|-----------------------------------|-------|----------------------
| 1 | Neutrik NCJ6FA-H | Stage Line Input | 1.10 | Thomann 250931
| 1 | Neutrik NC3MAAH | Mix Line Output | 0.78 | Voelkner X39973
| 1 | Neutrik NC3MAAH | Mix Line Output | 0.78 | Voelkner X39973, Mouser 568-NC3MAAH
| 1 | PTSM 0,5/ 2-2,5-V THR | PCB Output | 0.50 | Mouser 651-1770953, DigiKey 277-2086-1-ND
| 1 | PTSM 0,5/ 3-2,5-H THR | PCB PowerSupply | 0.70 | Mouser 651-1770898, DigiKey 277-2080-1-ND
| 1 | PTSM 0,5/ 4-2,5-V THR | PCB Inputs | 0.80 | Mouser 651-1770979, DigiKey 277-2088-1-ND
| 1 | Vishay M64Y104 | 100K trim pot: Line input adj. | 0.83 | Reichelt VIS M64Y104KB40
| 2 | LM833N | Generic Op-Amp | 0.75 | Mouser 926-LM833N/NOPB, DigiKey 296-44419-5-ND
| 2 | LM833N | Generic Op-Amp | 0.75 | DigiKey 296-44419-5-ND, Mouser 926-LM833N/NOPB
| 1 | DRV134PA | Line Driver | 4.75 | Mouser 595-DRV134PA, DigiKey DRV134PA-ND
| 3 | DIP-8 Socket | for LM833N, DRV134PA | 0.03 | Reichelt GS 8
| 1 | Cer. Cap. 22pF | C_Disc_D5.0mm_W2.5mm_P5.00mm | 0.33 | DigiKey 399-9723-ND, Mouser TODO
| 1 | Cer. Cap. 47pF | C_Disc_D5.0mm_W2.5mm_P5.00mm | 0.33 | DigiKey 399-C315C470K5G5TA-ND, Mouser TODO
| 1 | Cer. Cap. 220pF | C_Disc_D5.0mm_W2.5mm_P5.00mm | 0.31 | DigiKey 399-9802-ND, Mouser TODO
| 4 | Cer. Cap. 100nF | C_Disc_D5.0mm_W2.5mm_P5.00mm | 0.20 | DigiKey 399-4329-ND, Mouser TODO
| 2 | Cer. Cap. 1uF | C_Disc_D5.0mm_W2.5mm_P5.00mm | | (TODO: just use 100 nF or an el. cap.)
| 6 | Cer. Cap. 100nF | C_Disc_D5.0mm_W2.5mm_P5.00mm | 0.20 | DigiKey 399-4329-ND, Mouser TODO
| 6 | 10K | Metal film resistor | 0.02 | Average price at 100 pcs
| 5 | 22K | Metal film resistor | 0.02 | Average price at 100 pcs
| 1 | 3.3K | Metal film resistor | 0.02 | Average price at 100 pcs
| 1 | 47K | Metal film resistor | 0.02 | Average price at 100 pcs
| | | **SUM** | 13.48 | (1uF calculated as 100nF)
| | | **SUM** | 13.48 |
#### Channel Strip Components

BIN
c3lingo_unit-assembly.pdf

Binary file not shown.

2
schematics/c3lingo_unit-assembly/c3lingo_unit-assembly.pro

@ -1,4 +1,4 @@
update=Saturday, 29 May 2021 at 00:01:50
update=Thursday, 02 September 2021 at 20:45:35
last_client=kicad
[general]
version=1

6
schematics/c3lingo_unit-assembly/c3lingo_unit-assembly.sch

@ -5,10 +5,10 @@ $Descr A4 11693 8268
encoding utf-8
Sheet 1 5
Title "c3lingo interpeter unit"
Date "2021-05-28"
Rev "v0.2"
Date "2021-09-02"
Rev "v0.2.1"
Comp "Jannik Beyerstedt (jtbx)"
Comment1 "Prototype 1"
Comment1 "Prototype 1 (with errata)"
Comment2 ""
Comment3 ""
Comment4 ""

24
schematics/c3lingo_unit-assembly/c3lingo_unit-channel/c3lingo_unit-channel.sch

@ -5,10 +5,10 @@ $Descr A3 16535 11693
encoding utf-8
Sheet 3 5
Title "c3lingo interpeter unit -- channel strip"
Date "2021-05-28"
Rev "v0.2"
Date "2021-09-02"
Rev "v0.2.1"
Comp "Jannik Beyerstedt (jtbx)"
Comment1 "Prototype 1"
Comment1 "Prototype 1 (with errata)"
Comment2 ""
Comment3 ""
Comment4 ""
@ -100,8 +100,8 @@ F 4 "+DIP-14 Socket" H 7100 8400 50 0001 C CNN "Model"
5 7100 8400
0 -1 -1 0
$EndComp
Text Notes 1850 7900 0 50 ~ 0
Buffer/ Rectifier\nGain: 3.9
Text Notes 1850 8000 0 50 ~ 0
Buffer/ Rectifier\nGain: 15\n(3.9 + 12 dB for\ntrim pot. headroom)
$Comp
L Comparator:LM339 U306
U 5 1 60B42907
@ -195,7 +195,7 @@ AR Path="/60AE7597/60B42949" Ref="R420" Part="1"
AR Path="/60AE80F3/60B42949" Ref="R520" Part="1"
AR Path="/60B42949" Ref="R120" Part="1"
F 0 "R320" V 2843 6500 50 0000 C CNN
F 1 "3.9K" V 2934 6500 50 0000 C CNN
F 1 "15K" V 2934 6500 50 0000 C CNN
F 2 "Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal" V 2980 6500 50 0001 C CNN
F 3 "~" H 3050 6500 50 0001 C CNN
1 3050 6500
@ -732,7 +732,7 @@ Wire Wire Line
Wire Wire Line
9900 10800 9900 10500
Text Notes 4250 8450 0 50 ~ 0
Signal Smoothing\nTODO: Remove all together!?
Signal Smoothing\n==> DNP (not required)
$Comp
L Device:R R347
U 1 1 60B4292A
@ -1345,8 +1345,6 @@ F 3 "" H 5550 7800 50 0001 C CNN
1 5550 7800
1 0 0 -1
$EndComp
Text Notes 13550 6700 0 50 ~ 0
TODO: Try with V_LED = 5V\nrd: 2.3 V (390R @15V)\ngn: 2.4 V (390R @15V)\nye: 2.6 V (390R @15V)
$Comp
L power:+15V #PWR0329
U 1 1 60B429E4
@ -2649,8 +2647,6 @@ F 3 "~" H 12850 4050 50 0001 C CNN
1 12850 4050
-1 0 0 -1
$EndComp
Text Notes 14400 2500 0 50 ~ 0
TODO: Change to 10 uF?
Wire Wire Line
13500 2900 13500 3650
Wire Wire Line
@ -4025,4 +4021,10 @@ F 3 "~" H 3400 10750 50 0001 C CNN
1 3400 10750
1 0 0 -1
$EndComp
Text Notes 11800 9900 0 58 ~ 12
PCB Errata:\n- R302 (R102 on PCB) has pins 1 and 3 swapped. Connect R305 (R105) directly to the left\n potentiometer pin!\n- The ground plane at the headphone mix potentiometers is not connected to the remaining\n ground plane/ power input. Place a jumper manually!
Text Notes 4650 3750 0 50 ~ 0
DNP R312 and\nreplace C309 with\na jumper!
Text Notes 8000 10200 0 50 ~ 0
Bridge V_LED to +15V\n(5V V_LED didn’t work)
$EndSCHEMATC

10
schematics/c3lingo_unit-assembly/c3lingo_unit-mix_io/c3lingo_unit-mix_io.sch

@ -5,10 +5,10 @@ $Descr A4 11693 8268
encoding utf-8
Sheet 2 5
Title "c3lingo interpeter unit -- mix and line I/O"
Date "2021-05-28"
Rev "v0.2"
Date "2021-09-02"
Rev "v0.2.1"
Comp "Jannik Beyerstedt (jtbx)"
Comment1 "Prototype 1"
Comment1 "Prototype 1 (with errata)"
Comment2 ""
Comment3 ""
Comment4 ""
@ -515,7 +515,7 @@ L Device:C C206
U 1 1 604659B0
P 5950 4050
F 0 "C206" V 5698 4050 50 0000 C CNN
F 1 "1uF" V 5789 4050 50 0000 C CNN
F 1 "100nF" V 5789 4050 50 0000 C CNN
F 2 "Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm" H 5988 3900 50 0001 C CNN
F 3 "~" H 5950 4050 50 0001 C CNN
1 5950 4050
@ -526,7 +526,7 @@ L Device:C C209
U 1 1 60444365
P 5950 4950
F 0 "C209" V 5698 4950 50 0000 C CNN
F 1 "1uF" V 5789 4950 50 0000 C CNN
F 1 "100nF" V 5789 4950 50 0000 C CNN
F 2 "Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm" H 5988 4800 50 0001 C CNN
F 3 "~" H 5950 4950 50 0001 C CNN
1 5950 4950

41
schematics/c3lingo_unit-assembly/kicad-libraries/c3lingo_unit-footprints.pretty/Potentiometer_Alps_RK09K_Single_Vertical-patched.kicad_mod

@ -0,0 +1,41 @@
(module Potentiometer_Alps_RK09K_Single_Vertical-patched (layer F.Cu) (tedit 6131142B)
(descr "Potentiometer, vertical, Alps RK09K Single, http://www.alps.com/prod/info/E/HTML/Potentiometer/RotaryPotentiometers/RK09K/RK09K_list.html")
(tags "Potentiometer vertical Alps RK09K Single")
(fp_text reference REF** (at 6.05 -10.15) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value Potentiometer_Alps_RK09K_Single_Vertical-patched (at 6.05 5.15) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start 13.25 -9.15) (end -1.15 -9.15) (layer F.CrtYd) (width 0.05))
(fp_line (start 13.25 4.15) (end 13.25 -9.15) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.15 4.15) (end 13.25 4.15) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.15 -9.15) (end -1.15 4.15) (layer F.CrtYd) (width 0.05))
(fp_line (start 13.12 -7.521) (end 13.12 2.52) (layer F.SilkS) (width 0.12))
(fp_line (start 0.88 0.87) (end 0.88 2.52) (layer F.SilkS) (width 0.12))
(fp_line (start 0.88 -1.629) (end 0.88 -0.87) (layer F.SilkS) (width 0.12))
(fp_line (start 0.88 -4.129) (end 0.88 -3.37) (layer F.SilkS) (width 0.12))
(fp_line (start 0.88 -7.521) (end 0.88 -5.871) (layer F.SilkS) (width 0.12))
(fp_line (start 9.184 2.52) (end 13.12 2.52) (layer F.SilkS) (width 0.12))
(fp_line (start 0.88 2.52) (end 4.817 2.52) (layer F.SilkS) (width 0.12))
(fp_line (start 9.184 -7.521) (end 13.12 -7.521) (layer F.SilkS) (width 0.12))
(fp_line (start 0.88 -7.521) (end 4.817 -7.521) (layer F.SilkS) (width 0.12))
(fp_line (start 13 -7.4) (end 1 -7.4) (layer F.Fab) (width 0.1))
(fp_line (start 13 2.4) (end 13 -7.4) (layer F.Fab) (width 0.1))
(fp_line (start 1 2.4) (end 13 2.4) (layer F.Fab) (width 0.1))
(fp_line (start 1 -7.4) (end 1 2.4) (layer F.Fab) (width 0.1))
(fp_circle (center 7.5 -2.5) (end 10.5 -2.5) (layer F.Fab) (width 0.1))
(fp_text user %R (at 2 -2.5 90) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(pad 1 thru_hole circle (at 0 -5) (size 1.8 1.8) (drill 1) (layers *.Cu *.Mask))
(pad 2 thru_hole circle (at 0 -2.5) (size 1.8 1.8) (drill 1) (layers *.Cu *.Mask))
(pad 3 thru_hole circle (at 0 0) (size 1.8 1.8) (drill 1) (layers *.Cu *.Mask))
(pad "" np_thru_hole circle (at 7 -6.9) (size 4 4) (drill 2) (layers *.Cu *.Mask))
(pad "" np_thru_hole circle (at 7 1.9) (size 4 4) (drill 2) (layers *.Cu *.Mask))
(model ${KISYS3DMOD}/Potentiometer_THT.3dshapes/Potentiometer_Alps_RK09K_Single_Vertical.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)

295
schematics/vu_meter/vu_meter-cache.lib

@ -1,295 +0,0 @@
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Amplifier_Operational_LM358
#
DEF Amplifier_Operational_LM358 U 0 5 Y Y 3 L N
F0 "U" 0 200 50 H V L CNN
F1 "Amplifier_Operational_LM358" 0 -200 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS LM358 AD8620 LMC6062 LMC6082 TL062 TL072 TL082 NE5532 SA5532 RC4558 RC4560 RC4580 LMV358 TS912 TSV912IDT TSV912IST TLC272 TLC277 MCP602 OPA1678 OPA2134 OPA2340 OPA2376xxD OPA2376xxDGK MC33078 MC33178 LM4562 OP249 OP275 ADA4075-2 MCP6002-xP MCP6002-xSN MCP6002-xMS LM7332 OPA2333xxD OPA2333xxDGK LMC6482 LT1492 LTC6081xMS8 LM6172 MCP6L92 NJM2043 NJM2114 NJM4556A NJM4558 NJM4559 NJM4560 NJM4580 NJM5532 ADA4807-2ARM OPA2691 LT6234 OPA2356xxD OPA2356xxDGK OPA1612AxD MC33172 OPA1602 TLV2372 LT6237 OPA2277 MCP6022 MCP6V67EMS
$FPLIST
SOIC*3.9x4.9mm*P1.27mm*
DIP*W7.62mm*
TO*99*
OnSemi*Micro8*
TSSOP*3x3mm*P0.65mm*
TSSOP*4.4x3mm*P0.65mm*
MSOP*3x3mm*P0.65mm*
SSOP*3.9x4.9mm*P0.635mm*
LFCSP*2x2mm*P0.5mm*
*SIP*
SOIC*5.3x6.2mm*P1.27mm*
$ENDFPLIST
DRAW
P 4 1 1 10 -200 200 200 0 -200 -200 -200 200 f
P 4 2 1 10 -200 200 200 0 -200 -200 -200 200 f
X ~ 1 300 0 100 L 50 50 1 1 O
X - 2 -300 -100 100 R 50 50 1 1 I
X + 3 -300 100 100 R 50 50 1 1 I
X + 5 -300 100 100 R 50 50 2 1 I
X - 6 -300 -100 100 R 50 50 2 1 I
X ~ 7 300 0 100 L 50 50 2 1 O
X V- 4 -100 -300 150 U 50 50 3 1 W
X V+ 8 -100 300 150 D 50 50 3 1 W
ENDDRAW
ENDDEF
#
# Comparator_LM339
#
DEF Comparator_LM339 U 0 5 Y Y 5 L N
F0 "U" 0 200 50 H V L CNN
F1 "Comparator_LM339" 0 -200 50 H V L CNN
F2 "" -50 100 50 H I C CNN
F3 "" 50 200 50 H I C CNN
ALIAS LMV339
$FPLIST
SOIC*3.9x8.7mm*P1.27mm*
TSSOP*4.4x5mm*P0.65mm*
$ENDFPLIST
DRAW
P 4 1 1 10 -200 200 200 0 -200 -200 -200 200 f
P 7 1 1 5 130 -20 110 -20 130 0 110 20 90 0 110 -20 90 -20 N
P 4 2 1 10 -200 200 200 0 -200 -200 -200 200 f
P 7 2 1 5 130 -20 110 -20 130 0 110 20 90 0 110 -20 90 -20 N
P 4 3 1 10 -200 200 200 0 -200 -200 -200 200 f
P 7 3 1 5 130 -20 110 -20 130 0 110 20 90 0 110 -20 90 -20 N
P 4 4 1 10 -200 200 200 0 -200 -200 -200 200 f
P 7 4 1 5 130 -20 110 -20 130 0 110 20 90 0 110 -20 90 -20 N
X ~ 2 300 0 100 L 50 50 1 1 C
X - 4 -300 -100 100 R 50 50 1 1 I
X + 5 -300 100 100 R 50 50 1 1 I
X ~ 1 300 0 100 L 50 50 2 1 C
X - 6 -300 -100 100 R 50 50 2 1 I
X + 7 -300 100 100 R 50 50 2 1 I
X - 10 -300 -100 100 R 50 50 3 1 I
X + 11 -300 100 100 R 50 50 3 1 I
X ~ 13 300 0 100 L 50 50 3 1 C
X ~ 14 300 0 100 L 50 50 4 1 C
X - 8 -300 -100 100 R 50 50 4 1 I
X + 9 -300 100 100 R 50 50 4 1 I
X V- 12 -100 -300 150 U 50 50 5 1 W
X V+ 3 -100 300 150 D 50 50 5 1 W
ENDDRAW
ENDDEF
#
# Connector_Conn_01x04_Male
#
DEF Connector_Conn_01x04_Male J 0 40 Y N 1 F N
F0 "J" 0 200 50 H V C CNN
F1 "Connector_Conn_01x04_Male" 0 -300 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
Connector*:*_1x??_*
$ENDFPLIST
DRAW
S 34 -195 0 -205 1 1 6 F
S 34 -95 0 -105 1 1 6 F
S 34 5 0 -5 1 1 6 F
S 34 105 0 95 1 1 6 F
P 2 1 1 6 50 -200 34 -200 N
P 2 1 1 6 50 -100 34 -100 N
P 2 1 1 6 50 0 34 0 N
P 2 1 1 6 50 100 34 100 N
X Pin_1 1 200 100 150 L 50 50 1 1 P
X Pin_2 2 200 0 150 L 50 50 1 1 P
X Pin_3 3 200 -100 150 L 50 50 1 1 P
X Pin_4 4 200 -200 150 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_C
#
DEF Device_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_CP
#
DEF Device_CP C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_CP" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
CP_*
$ENDFPLIST
DRAW
S -90 20 90 40 0 1 0 N
S 90 -20 -90 -40 0 1 0 F
P 2 0 1 0 -70 90 -30 90 N
P 2 0 1 0 -50 110 -50 70 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_D
#
DEF Device_D D 0 40 N N 1 F N
F0 "D" 0 100 50 H V C CNN
F1 "Device_D" 0 -100 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
TO-???*
*_Diode_*
*SingleDiode*
D_*
$ENDFPLIST
DRAW
P 2 0 1 10 -50 50 -50 -50 N
P 2 0 1 0 50 0 -50 0 N
P 4 0 1 10 50 50 50 -50 -50 0 50 50 N
X K 1 -150 0 100 R 50 50 1 1 P
X A 2 150 0 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_LED
#
DEF Device_LED D 0 40 N N 1 F N
F0 "D" 0 100 50 H V C CNN
F1 "Device_LED" 0 -100 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
LED*
LED_SMD:*
LED_THT:*
$ENDFPLIST
DRAW
P 2 0 1 10 -50 -50 -50 50 N
P 2 0 1 0 -50 0 50 0 N
P 4 0 1 10 50 -50 50 50 -50 0 50 -50 N
P 5 0 1 0 -120 -30 -180 -90 -150 -90 -180 -90 -180 -60 N
P 5 0 1 0 -70 -30 -130 -90 -100 -90 -130 -90 -130 -60 N
X K 1 -150 0 100 R 50 50 1 1 P
X A 2 150 0 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R_POT
#
DEF Device_R_POT RV 0 40 Y N 1 F N
F0 "RV" -175 0 50 V V C CNN
F1 "Device_R_POT" -100 0 50 V V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
Potentiometer*
$ENDFPLIST
DRAW
S 40 100 -40 -100 0 1 10 N
P 2 0 1 0 100 0 60 0 N
P 4 0 1 0 45 0 90 20 90 -20 45 0 F
X 1 1 0 150 50 D 50 50 1 1 P
X 2 2 150 0 50 L 50 50 1 1 P
X 3 3 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Mechanical_MountingHole
#
DEF Mechanical_MountingHole H 0 40 Y Y 1 F N
F0 "H" 0 200 50 H V C CNN
F1 "Mechanical_MountingHole" 0 125 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
MountingHole*
$ENDFPLIST
DRAW
C 0 0 50 0 1 50 N
ENDDRAW
ENDDEF
#
# power_+15V
#
DEF power_+15V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+15V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +15V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_-15V
#
DEF power_-15V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 100 50 H I C CNN
F1 "power_-15V" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 50 30 50 0 100 -30 50 0 50 F
X -15V 1 0 0 0 U 50 50 0 0 W N
ENDDRAW
ENDDEF
#
# power_GNDREF
#
DEF power_GNDREF #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GNDREF" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -25 -75 25 -75 N
P 2 0 1 0 -5 -100 5 -100 N
P 2 0 1 0 0 -50 0 0 N
P 2 0 1 0 50 -50 -50 -50 N
X GNDREF 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_PWR_FLAG
#
DEF power_PWR_FLAG #FLG 0 0 N N 1 F P
F0 "#FLG" 0 75 50 H I C CNN
F1 "power_PWR_FLAG" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 50 -40 75 0 100 40 75 0 50 N
X pwr 1 0 0 0 U 50 50 0 0 w
ENDDRAW
ENDDEF
#
#End Library

BIN
schematics/vu_meter/vu_meter-gerber-v0.1.zip

Binary file not shown.

BIN
schematics/vu_meter/vu_meter-gerber-v0.2.zip

Binary file not shown.

4169
schematics/vu_meter/vu_meter.kicad_pcb

File diff suppressed because it is too large

261
schematics/vu_meter/vu_meter.pro

@ -1,261 +0,0 @@
update=Sunday, 13 December 2020 at 21:47:42
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]
[pcbnew]
version=1
PageLayoutDescrFile=
LastNetListRead=vu_meter.net
CopperLayerCount=2
BoardThickness=1.6
AllowMicroVias=0
AllowBlindVias=0
RequireCourtyardDefinitions=0
ProhibitOverlappingCourtyards=1
MinTrackWidth=0.2
MinViaDiameter=0.4
MinViaDrill=0.3
MinMicroViaDiameter=0.2
MinMicroViaDrill=0.09999999999999999
MinHoleToHole=0.25
TrackWidth1=0.25
TrackWidth2=0.25
TrackWidth3=1
ViaDiameter1=0.6
ViaDrill1=0.3
dPairWidth1=0.2
dPairGap1=0.25
dPairViaGap1=0.25
SilkLineWidth=0.12
SilkTextSizeV=1
SilkTextSizeH=1
SilkTextSizeThickness=0.15
SilkTextItalic=0
SilkTextUpright=1
CopperLineWidth=0.2
CopperTextSizeV=1.5
CopperTextSizeH=1.5
CopperTextThickness=0.3
CopperTextItalic=0
CopperTextUpright=1
EdgeCutLineWidth=0.05
CourtyardLineWidth=0.05
OthersLineWidth=0.12
OthersTextSizeV=1
OthersTextSizeH=1
OthersTextSizeThickness=0.15
OthersTextItalic=0
OthersTextUpright=1
SolderMaskClearance=0
SolderMaskMinWidth=0
SolderPasteClearance=0
SolderPasteRatio=-0
[pcbnew/Layer.F.Cu]
Name=F.Cu
Type=0
Enabled=1
[pcbnew/Layer.In1.Cu]
Name=In1.Cu
Type=0
Enabled=0
[pcbnew/Layer.In2.Cu]
Name=In2.Cu
Type=0
Enabled=0
[pcbnew/Layer.In3.Cu]
Name=In3.Cu
Type=0
Enabled=0
[pcbnew/Layer.In4.Cu]
Name=In4.Cu
Type=0
Enabled=0
[pcbnew/Layer.In5.Cu]
Name=In5.Cu
Type=0
Enabled=0
[pcbnew/Layer.In6.Cu]
Name=In6.Cu
Type=0
Enabled=0
[pcbnew/Layer.In7.Cu]
Name=In7.Cu
Type=0
Enabled=0
[pcbnew/Layer.In8.Cu]
Name=In8.Cu
Type=0
Enabled=0
[pcbnew/Layer.In9.Cu]
Name=In9.Cu
Type=0
Enabled=0
[pcbnew/Layer.In10.Cu]
Name=In10.Cu
Type=0
Enabled=0
[pcbnew/Layer.In11.Cu]
Name=In11.Cu
Type=0
Enabled=0
[pcbnew/Layer.In12.Cu]
Name=In12.Cu
Type=0
Enabled=0
[pcbnew/Layer.In13.Cu]
Name=In13.Cu
Type=0
Enabled=0
[pcbnew/Layer.In14.Cu]
Name=In14.Cu
Type=0
Enabled=0
[pcbnew/Layer.In15.Cu]
Name=In15.Cu
Type=0
Enabled=0
[pcbnew/Layer.In16.Cu]
Name=In16.Cu
Type=0
Enabled=0
[pcbnew/Layer.In17.Cu]
Name=In17.Cu
Type=0
Enabled=0
[pcbnew/Layer.In18.Cu]
Name=In18.Cu
Type=0
Enabled=0
[pcbnew/Layer.In19.Cu]
Name=In19.Cu
Type=0
Enabled=0
[pcbnew/Layer.In20.Cu]
Name=In20.Cu
Type=0
Enabled=0
[pcbnew/Layer.In21.Cu]
Name=In21.Cu
Type=0
Enabled=0
[pcbnew/Layer.In22.Cu]
Name=In22.Cu
Type=0
Enabled=0
[pcbnew/Layer.In23.Cu]
Name=In23.Cu
Type=0
Enabled=0
[pcbnew/Layer.In24.Cu]
Name=In24.Cu
Type=0
Enabled=0
[pcbnew/Layer.In25.Cu]
Name=In25.Cu
Type=0
Enabled=0
[pcbnew/Layer.In26.Cu]
Name=In26.Cu
Type=0
Enabled=0
[pcbnew/Layer.In27.Cu]
Name=In27.Cu
Type=0
Enabled=0
[pcbnew/Layer.In28.Cu]
Name=In28.Cu
Type=0
Enabled=0
[pcbnew/Layer.In29.Cu]
Name=In29.Cu
Type=0
Enabled=0
[pcbnew/Layer.In30.Cu]
Name=In30.Cu
Type=0
Enabled=0
[pcbnew/Layer.B.Cu]
Name=B.Cu
Type=0
Enabled=1
[pcbnew/Layer.B.Adhes]
Enabled=1
[pcbnew/Layer.F.Adhes]
Enabled=1
[pcbnew/Layer.B.Paste]
Enabled=1
[pcbnew/Layer.F.Paste]
Enabled=1
[pcbnew/Layer.B.SilkS]
Enabled=1
[pcbnew/Layer.F.SilkS]
Enabled=1
[pcbnew/Layer.B.Mask]
Enabled=1
[pcbnew/Layer.F.Mask]
Enabled=1
[pcbnew/Layer.Dwgs.User]
Enabled=1
[pcbnew/Layer.Cmts.User]
Enabled=1
[pcbnew/Layer.Eco1.User]
Enabled=1
[pcbnew/Layer.Eco2.User]
Enabled=1
[pcbnew/Layer.Edge.Cuts]
Enabled=1
[pcbnew/Layer.Margin]
Enabled=1
[pcbnew/Layer.B.CrtYd]
Enabled=1
[pcbnew/Layer.F.CrtYd]
Enabled=1
[pcbnew/Layer.B.Fab]
Enabled=1
[pcbnew/Layer.F.Fab]
Enabled=1
[pcbnew/Layer.Rescue]
Enabled=0
[pcbnew/Netclasses]
[pcbnew/Netclasses/Default]
Name=Default
Clearance=0.25
TrackWidth=0.25
ViaDiameter=0.6
ViaDrill=0.3
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.25
dPairViaGap=0.25
[pcbnew/Netclasses/1]
Name=Power
Clearance=0.3
TrackWidth=1
ViaDiameter=0.8
ViaDrill=0.6
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.25
dPairViaGap=0.25
[schematic_editor]
version=1
PageLayoutDescrFile=
PlotDirectoryName=../../
SubpartIdSeparator=0
SubpartFirstId=65
NetFmtName=Pcbnew
SpiceAjustPassiveValues=0
LabSize=50
ERC_TestSimilarLabels=1

1586
schematics/vu_meter/vu_meter.sch

File diff suppressed because it is too large

BIN
vu_meter.pdf

Binary file not shown.
Loading…
Cancel
Save