jannik/c3lingo-interpreter-unit
Archived
1
0
Fork 0
Code Issues 4 Pull requests Projects Releases Wiki Activity

PCB: Update for new schematic (still THT for now)

Browse source
This commit is contained in:
Jannik Beyerstedt 2022-12-31 00:05:51 +01:00
parent 38a8ab0895
commit 45ebfb3657
5 changed files with 2784 additions and 3338 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

BIN
c3lingo_unit-channel-dimensions.pdf
View file

Binary file not shown.

BIN
c3lingo_unit-mix_io-dimensions.pdf
View file

Binary file not shown.

4807
schematics/c3lingo_unit-assembly/c3lingo_unit-channel/c3lingo_unit-channel.kicad_pcb
View file

File diff suppressed because it is too large Load diff

249
schematics/c3lingo_unit-assembly/c3lingo_unit-channel/c3lingo_unit-channel.kicad_pro
View file

@ -139,6 +139,211 @@
"cvpcb": { "cvpcb": {
"equivalence_files": [] "equivalence_files": []
}, },
"erc": {
"erc_exclusions": [],
"meta": {
"version": 0
},
"pin_map": [
[
0,
0,
0,
0,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
2,
0,
1,
0,
0,
1,
0,
2,
2,
2,
2
],
[
0,
0,
0,
0,
0,
0,
1,
0,
1,
0,
1,
2
],
[
0,
1,
0,
0,
0,
0,
1,
1,
2,
1,
1,
2
],
[
0,
0,
0,
0,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
2
],
[
1,
1,
1,
1,
1,
0,
1,
1,
1,
1,
1,
2
],
[
0,
0,
0,
1,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
2,
1,
2,
0,
0,
1,
0,
2,
2,
2,
2
],
[
0,
2,
0,
1,
0,
0,
1,
0,
2,
0,
0,
2
],
[
0,
2,
1,
1,
0,
0,
1,
0,
2,
0,
0,
2
],
[
2,
2,
2,
2,
2,
2,
2,
2,
2,
2,
2,
2
]
],
"rule_severities": {
"bus_definition_conflict": "error",
"bus_entry_needed": "error",
"bus_label_syntax": "error",
"bus_to_bus_conflict": "error",
"bus_to_net_conflict": "error",
"different_unit_footprint": "error",
"different_unit_net": "error",
"duplicate_reference": "error",
"duplicate_sheet_names": "error",
"extra_units": "error",
"global_label_dangling": "warning",
"hier_label_mismatch": "error",
"label_dangling": "error",
"lib_symbol_issues": "warning",
"multiple_net_names": "warning",
"net_not_bus_member": "warning",
"no_connect_connected": "warning",
"no_connect_dangling": "warning",
"pin_not_connected": "error",
"pin_not_driven": "error",
"pin_to_pin": "warning",
"power_pin_not_driven": "error",
"similar_labels": "warning",
"unannotated": "error",
"unit_value_mismatch": "error",
"unresolved_variable": "error",
"wire_dangling": "error"
}
},
"libraries": { "libraries": {
"pinned_footprint_libs": [], "pinned_footprint_libs": [],
"pinned_symbol_libs": [] "pinned_symbol_libs": []
@ -181,7 +386,6 @@
"-15V", "-15V",
"GND", "GND",
"GNDREF", "GNDREF",
"V_LED",
"V_Phant" "V_Phant"
], ],
"pcb_color": "rgba(0, 0, 0, 0.000)", "pcb_color": "rgba(0, 0, 0, 0.000)",
@ -209,9 +413,48 @@
"page_layout_descr_file": "" "page_layout_descr_file": ""
}, },
"schematic": { "schematic": {
"annotate_start_num": 0,
"drawing": {
"default_line_thickness": 6.0,
"default_text_size": 50.0,
"field_names": [],
"intersheets_ref_own_page": false,
"intersheets_ref_prefix": "",
"intersheets_ref_short": false,
"intersheets_ref_show": false,
"intersheets_ref_suffix": "",
"junction_size_choice": 3,
"label_size_ratio": 0.375,
"pin_symbol_size": 25.0,
"text_offset_ratio": 0.15
},
"legacy_lib_dir": "", "legacy_lib_dir": "",
"legacy_lib_list": [] "legacy_lib_list": [],
"meta": {
"version": 1
},
"net_format_name": "",
"ngspice": {
"fix_include_paths": true,
"fix_passive_vals": false,
"meta": {
"version": 0
},
"model_mode": 0,
"workbook_filename": ""
},
"page_layout_descr_file": "",
"plot_directory": "",
"spice_adjust_passive_values": false,
"spice_external_command": "spice \"%I\"",
"subpart_first_id": 65,
"subpart_id_separator": 0
}, },
"sheets": [], "sheets": [
[
"e8e18c84-573e-49d4-a903-1b430b6b9f6d",
""
]
],
"text_variables": {} "text_variables": {}
} }

1066
schematics/c3lingo_unit-assembly/c3lingo_unit-mix_io/c3lingo_unit-mix_io.kicad_pcb
View file

File diff suppressed because it is too large Load diff